

### REMARKS

Applicants respectfully request favorable reconsideration of this application, as amended.

Several editorial amendments have been made to place the specification and abstract in better form.

Non-elected Claims 1-10 have been cancelled, while Claims 25-32 have been newly presented in order to provide more comprehensive protection for certain aspects of Applicants' invention. Accordingly, Claims 11-32 are pending. It should be noted that the cancellation of Claims 1-10 is intended solely to avoid the payment of additional fees in connection with new Claims 25-32 and, as such, is without prejudice to Applicants' right to present the cancelled claims in a continuing application.

Turning to the merits, Claims 11-24 stand rejected under 35 U.S.C. § 102(b) as being anticipated by Hashimoto et al. (Hashimoto). Without acceding to the rejection, each of independent Claims 11 and 19 has been amended to better define the invention intended to be claimed. More particularly, Claim 11 has been amended to clarify that the etching prevention film is formed on a sidewall portion of the first insulating film, but so as not to cover sidewall portions of the first gate electrode. See, for example,

etching prevention film 17 in Fig. 21 of the subject application. Analogously, independent Claim 19 has been amended to recite that the etching prevention film is formed on both sidewall portions of the patterned first protection insulating film but so as not to cover sidewall portions of the floating gate electrode and control gate electrode formed in the step (d). New independent Claim 26 includes a similar limitation. By so forming the etching prevention film, Applicants' invention allows for removal of damaged gate oxide film adjacent to the gate electrode while at the same time avoiding a reduction in width of the protective insulating film covering the gate electrode. Indeed, in a preferred form addressed in newly presented dependent Claims 25, 31, and 32, the first gate insulating film may be processed such that it retreats beneath opposite sidewall portions of the gate electrode. See gate oxide film 6 in Fig. 28.


It is apparent that the aforementioned features of Applicants' invention distinguish patentably from the cited teachings of Hashimoto. Note in particular that the silicon nitride sidewall spacers 55' in Figs. 39(a) and 39(b) cover the full height of the gate electrode sidewalls

and thus cannot be equated with the etching prevention film of Applicants' invention as now claimed.

Accordingly, it is respectfully requested that the rejection on Hashimoto be withdrawn and that this application be passed to issue.

The Commissioner is hereby authorized to charge to Deposit Account No. 50-1165 any fees under 37 C.F.R. §§1.16 and 1.17 which may be required by this paper, and to credit any overpayment to that Account. If any extension of time is required in connection with the filing of this paper and has not been requested separately, then such extension is hereby requested.

Respectfully submitted,

By:   
Mitchell W. Shapiro  
Reg. No. 31,568

MWS:sjk

Miles & Stockbridge P.C.  
1751 Pinnacle Drive  
Suite 500  
McLean, Virginia 22102  
(702) 903-9000

May 29, 2003

Marked-up Copy of the Abstract:

ABSTRACT OF THE DISCLOSURE

[Promoting mass storage and a fine structure of each flash memory.]

An insulating film for protecting an upper portion of a control gate electrode is constituted by a silicon oxide film, and thereby stress affecting a gate oxide film and a substrate that is located below a bottom portion thereof is reduced. Further, an etching prevention film consisting of a silicon nitride film is formed on a sidewall of the silicon oxide film, and thereby it is possible to prevent the sidewall of the silicon oxide film from being etched in a hydrofluoric acid cleaning step after processing of a gate electrode.

Marked-up Copy of the Paragraphs:

Page 7:

Please substitute the following paragraph for the paragraph beginning at line 10:

Due to this, as shown in FIG. 50, when a silicon nitride film 108 serving as a sidewall insulating film is deposited on the semiconductor substrate 100 in the next step, stepped portions are generated on the silicon nitride film 108 in the vicinity of respective boundaries between each control gate electrode 104 and the silicon [nitride] oxide film 105. As a result, when contact holes are formed in the space regions of the gate electrodes (floating gate electrodes 102 and control gate electrodes 104) by means of the SAC technique, the silicon nitride film 108 on each stepped portion described above is removed and thickness thereof becomes thin. Thereafter, a problem of defects has occurred such that a metal film embedded into each contact hole and the control gate electrode 104 become closer to each other in the vicinity of each stepped portion described above, and both become short-circuit according to circumstances. The problem like this arises even in the case where the protection insulating film covering the

upper portion of each control gate electrode 104 is formed of a laminating film consisting of a silicon oxide film and a silicon nitride film.

Page 8:

Please substitute the following paragraph for the paragraph beginning at line 2:

As stated above, by consideration of the [inventions] inventors, it has become clear that if a part of or all of the protection insulating film covering the upper portion of each control gate electrode is formed of a silicon oxide film in order to suppress stress of the gate oxide film and the substrate of the lower portion thereof, the stress being resulted from the silicon nitride film, then it is extremely difficult to realize the micro-fabrication of the MISFET by utilizing the SAC technique.

Marked-up Copy of the Claims:

1           11. (Amended) A method for manufacturing a  
2 semiconductor integrated circuit device including a MIS  
3 transistor structure, the method comprising the steps of:  
4           (a) forming a first gate insulating film for forming  
5 the MIS transistor structure on a main surface of a  
6 semiconductor substrate;  
7           (b) forming at least one pair of laminating structure  
8 bodies each including two layers of a first gate electrode  
9 covering a part of said first gate insulating film and a  
10 first insulating film covering said first gate electrode,  
11 an etching prevention film being formed on a sidewall  
12 portion of said first insulating film but so as not to  
13 cover sidewall portions of said first gate electrode;  
14           (c) introducing impurities into said semiconductor  
15 substrate through said first gate insulating film located  
16 in a region [uncovered] not covered with said laminating  
17 structure bodies, and thereby forming a first impurity  
18 introduced region self-aligned with said laminating  
19 structure bodies on the main surface of said semiconductor  
20 substrate[.];

21 (d) removing said first gate insulating film in the  
22 region [uncovered] not covered with said laminating  
23 structure bodies after said step (c); and  
24 (e) forming a second insulating film covering upper  
25 portions and sidewall portions of said laminating structure  
26 bodies after said step (d).

1 19. (Amended) A method for manufacturing a  
2 semiconductor integrated circuit device, comprising the  
3 steps of:

4 (a) forming, on a main surface of a semiconductor  
5 substrate, a first gate insulating film consisting of a  
6 silicon oxide film, and forming a first conductive film, a  
7 second gate insulating film and a second conductive film  
8 over said first gate insulating film in this order:

9 (b) forming a first protection insulating film  
10 consisting of [one of] a single layer [film and a  
11 laminating film, said single layer film being a] silicon  
12 oxide film formed over said second conductive film, [and  
13 said] with or without a laminating [film being a] silicon  
14 nitride film formed over the silicon oxide film;



15 (c) patterning said first protection insulating film,  
16 and thereby forming an etching mask consisting of said  
17 first protection insulating film;

18 (d) patterning said second conductive film, said  
19 second gate insulating film and said first conductive film  
20 in this order by dry etching using said etching mask as a  
21 mask, and thereby forming a plurality of gate electrodes  
22 that each have a floating gate electrode [consisting]  
23 formed by a portion of said first conductive film and a  
24 control gate electrode [consisting] formed by a portion of  
25 said second conductive film and that each have a laminating  
26 structure in which an upper portion of said control gate  
27 electrode is covered with said first protection insulating  
28 film;

29 (e) forming an etching prevention film consisting of  
30 a silicon nitride film on [both sidewall portions of said]  
31 the patterned first protection insulating film [patterned],  
32 after said step (c) and before said step (d), or after said  
33 step (d), said etching prevention film being formed on both  
34 sidewall portions of the patterned first protection  
35 insulating film but so as not to cover sidewall portions of  
36 said floating gate electrode and said control gate  
37 electrode formed in said step (d);

38           (f)   introducing impurities into the main surface of  
39   said semiconductor substrate located between sidewall  
40   portions facing each other in said plurality of gate  
41   electrodes, and thereby forming a source region and a drain  
42   region;

43           (g)   treating a surface of said semiconductor  
44   substrate by using etchant containing a hydrofluoric acid  
45   after said step (f), and thereby cleaning said first gate  
46   insulating film located between the sidewall portions which  
47   face each other in said plurality of gate [insulating film]  
48   electrodes;

49           (h)   covering an upper portion and both sidewall  
50   portions of each of said plurality of gate electrodes after  
51   said step (g), and forming a second protection insulating  
52   film consisting of a silicon nitride film having such a  
53   thickness as to partially embed a region between the  
54   sidewall portions which face each other in said plurality  
55   of gate electrodes;

56           (i)   forming, on an upper portion of said second  
57   protection insulating film, an interlayer insulating film  
58   consisting of a silicon oxide film, and embedding, with  
59   said interlayer insulating film, the region between the

60 sidewall portions which face each other in said plurality  
61 of gate electrodes;  
62 (j) etching said interlayer insulating film and said  
63 second protection insulating film located between the  
64 sidewall portions which face each other in said plurality  
65 of gate electrodes, and thereby forming a first connection  
66 hole for exposing a surface of said source region and a  
67 second connection hole for exposing a surface of said drain  
68 region; and  
69 (k) forming a third conductive film electrically  
70 connected to said source region inside said first  
71 connection hole, and forming a fourth conductive film  
72 electrically connected to said drain region inside said  
73 second connection hole.

1 21. (Amended) The method for manufacturing a  
2 semiconductor integrated circuit device according to claim  
3 20,  
4 wherein each of said plurality of gate electrodes  
5 constitutes [a] part of a respective memory cell of a flash  
6 memory, and writing into said memory cell is carried out by  
7 injecting a charge into said floating gate electrode  
8 thereof, and erasing from said memory cell is carried out

9 by discharging, to said semiconductor substrate, said  
10 charge injected into said floating gate electrode thereof.